Cart
Free US shipping over $10
Proud to be B-Corp

VLSI Physical Design: From Graph Partitioning to Timing Closure Andrew B. Kahng

VLSI Physical Design: From Graph Partitioning to Timing Closure By Andrew B. Kahng

VLSI Physical Design: From Graph Partitioning to Timing Closure by Andrew B. Kahng


$110,59
Condition - New
Only 2 left

VLSI Physical Design: From Graph Partitioning to Timing Closure Summary

VLSI Physical Design: From Graph Partitioning to Timing Closure by Andrew B. Kahng

The complexity of modern chip design requires extensive use of specialized softwarethroughout the process. To achieve the best results, a user of this software needs ahigh-level understanding of the underlying mathematical models and algorithms. Inaddition, a developer of such software must have a keen understanding of relevant computerscience aspects, including algorithmic performance bottlenecks and how variousalgorithms operate and interact. This book introduces and compares the fundamentalalgorithms that are used during the IC physical design phase, wherein a geometricchip layout is produced starting from an abstract circuit design. This updated secondedition includes recent advancements in the state-of-the-art of physical design, andbuilds upon foundational coverage of essential and fundamental techniques. Numerousexamples and tasks with solutions increase the clarity of presentation and facilitatedeeper understanding. A comprehensive set of slides is available on the Internet foreach chapter, simplifying use of the book in instructional settings.

This improved, second edition of the book will continue to serve the EDA and designcommunity well. It is a foundational text and reference for the next generation of professionalswho will be called on to continue the advancement of our chip design tools anddesign the most advanced micro-electronics.

Dr. Leon Stok, Vice President, Electronic Design Automation, IBM Systems Group

This is the book I wish I had when I taught EDA in the past, and the one Im using fromnow on.

Dr. Louis K. Scheffer, Howard Hughes Medical Institute

I would happily use this book when teaching Physical Design. I know of no other workthats as comprehensive and up-to-date, with algorithmic focus and clear pseudocode forthe key algorithms. The book is beautifully designed!

Prof. John P. Hayes, University of Michigan

The entire field of electronic design automation owes the authors a great debt for providinga single coherent source on physical design that is clear and tutorial in nature, whileproviding details on key state-of-the-art topics such as timing closure.

Prof. Kurt Keutzer, University of California, Berkeley

An excellent balance of the basics and more advanced concepts, presented by top expertsin the field.

Prof. Sachin Sapatnekar, University of Minnesota


About Andrew B. Kahng

Andrew B. Kahng is Professor of CSE and ECE at UC San Diego, where he holds the endowed chair in High-Performance Computing. He has served as visiting scientist at Cadence (1995-1997) and as founder, chairman and CTO at Blaze DFM (2004-2006).

Jens Lienig is Professor of Electrical Engineering at TU Dresden. He is also the director of the Institute of Electromechanical and Electronic Design at TUD. He has worked as project manager at Tanner Research, Inc. (1996-1999) and Robert Bosch GmbH (1999-2002).

Igor L. Markov is a Fellow of IEEE and an ACM Distinguished Scientist. In addition to his career as a Professor of Electrical Engineering and Computer Science at the University of Michigan, he has worked at Google (2014-2017) and has been with Facebook since 2018.

Jin Hu was a PhD student at the Computer Science and Engineering (CSE) Division at the University of Michigan. Afterwards, she has been with IBM Corp. (2013-2017), Bloomberg L.P. (2017-2019) and Two Sigma Insurance Quantified (TSIQ) (since 2019).

Table of Contents

1 Introduction.- 2 Netlist and System Partitioning.- 3 Chip Planning.- 4 Global and Detailed Placement.- 5 Global Routing.- 6 Detailed Routing.- 7 Specialized Routing.- 8 Timing Closure. A Solutions to Chapter Exercises.- B Example CMOS Cell Layouts.

Additional information

NPB9783030964146
9783030964146
3030964140
VLSI Physical Design: From Graph Partitioning to Timing Closure by Andrew B. Kahng
New
Hardback
Springer Nature Switzerland AG
2022-06-16
317
N/A
Book picture is for illustrative purposes only, actual binding, cover or edition may vary.
This is a new book - be the first to read this copy. With untouched pages and a perfect binding, your brand new copy is ready to be opened for the first time

Customer Reviews - VLSI Physical Design: From Graph Partitioning to Timing Closure