Cart
Free US shipping over $10
Proud to be B-Corp

Low-Power Design of Nanometer FPGAs Hassan Hassan (Staff Engineer in the timing and power group at Actel Corporation.)

Low-Power Design of Nanometer FPGAs By Hassan Hassan (Staff Engineer in the timing and power group at Actel Corporation.)

Low-Power Design of Nanometer FPGAs by Hassan Hassan (Staff Engineer in the timing and power group at Actel Corporation.)


$143.99
Condition - New
Only 2 left

Summary

Suitable for researchers and practicing engineers concerned with power-efficient, FPGA design, this title describes power reduction techniques for FPGAs. It presents comprehensive review of leakage-tolerant techniques that empowers designers to minimize power dissipation.

Low-Power Design of Nanometer FPGAs Summary

Low-Power Design of Nanometer FPGAs: Architecture and EDA by Hassan Hassan (Staff Engineer in the timing and power group at Actel Corporation.)

Low-Power Design of Nanometer FPGAs Architecture and EDA is an invaluable reference for researchers and practicing engineers concerned with power-efficient, FPGA design. State-of-the-art power reduction techniques for FPGAs will be described and compared. These techniques can be applied at the circuit, architecture, and electronic design automation levels to describe both the dynamic and leakage power sources and enable strategies for codesign.

About Hassan Hassan (Staff Engineer in the timing and power group at Actel Corporation.)

Hassan Hassan is currently a staff engineer in the timing and power group at Actel Corporation. He has authored/coauthored more than 20 papers in international journals and conferences. His research interests include integrated circuit design and design automation for deep submicron VLSI systems. He is also a member of the program committee for several IEEE conferences. Dr. Hassan received his Ph.D. in electrical engineering from the University of Waterloo, Waterloo, ON, Canada, in 2008. Mohab Anis is a tenured Associate Professor at the Department of Electrical and Computer Engineering, University of Waterloo. During 2009, he was with the Electronics Engineering Department at the American University in Cairo. Dr. Anis received his Ph.D. in electrical engineering from the University of Waterloo, Waterloo, ON, Canada, in 2003. Dr. Anis is an Associate Editor of the IEEE Transactions on Circuits and Systems - II, Microelectronics Journal, Journal of Circuits, Systems and Computers, ASP Journal of Low Power Electronics, and VLSI Design. He was awarded the 2009 Early Research Award, the 2004 Douglas R. Colton Medal for Research Excellence in recognition of excellence in research leading to new understanding and novel developments in Microsystems in Canada and the 2002 International Low-Power Design Contest.

Table of Contents

Chapter 1: FPGA Overview: Architecture and CADChapter 2: Power Dissipation in Modern FPGAsChapter 3: Power Estimation in FPGAsChapter 4: Dynamic Power Reduction Techniques in FPGAsChapter 5: Leakage Power Reduction in FPGAs Using MTCMOS TechniquesChapter 6: Leakage Power Reduction in FPGAs Through Input Pin Reordering

Additional information

NPB9780123744388
9780123744388
0123744385
Low-Power Design of Nanometer FPGAs: Architecture and EDA by Hassan Hassan (Staff Engineer in the timing and power group at Actel Corporation.)
New
Hardback
Elsevier Science & Technology
2009-11-03
256
N/A
Book picture is for illustrative purposes only, actual binding, cover or edition may vary.
This is a new book - be the first to read this copy. With untouched pages and a perfect binding, your brand new copy is ready to be opened for the first time

Customer Reviews - Low-Power Design of Nanometer FPGAs