Name: Fault-Tolerance Techniques for SRAM-Based FPGAs By Fernanda Lima Kastensmidt
SKU: 9781441940520
Price: 148.89 USD
Availability: InStock

Fault-Tolerance Techniques for SRAM-Based FPGAs Summary

Fault-Tolerance Techniques for SRAM-Based FPGAs by Fernanda Lima Kastensmidt

This book reviews fault-tolerance techniques for SRAM-based Field Programmable Gate Arrays (FPGAs), outlining many methods for designing fault tolerance systems. Some of these are based on new fault-tolerant architecture, and others on protecting the high-level hardware description before synthesis in the FPGA. The text helps the reader choose the best techniques project-by-project, and to compare fault tolerant techniques for programmable logic applications.

DEDICATION. CONTRIBUTING AUTHORS. PREFACE. 1. INTRODUCTION. 2. RADIATION EFFECTS IN INTEGRATED CIRCUITS. 2.1 RADIATION ENVIROMENT OVERVIEW. 2.2 RADIATION EFFECTS IN INTEGRATED CIRCUITS. 2.2.1 SEU Classification. 2.3 PECULIAR EFFECTS IN SRAM-BASED FPGAS. 3. SINGLE EVENT UPSET (SEU) MITIGATION TECHNIQUES. 3.1 DESIGN-BASED TECHNIQUES. 3.1.1 Detection Techniques. 3.1.2 Mitigation Techniques. 3.1.2.1 Full Time and Hardware Redundancy. 3.1.2.2 Error Correction and Detection Codes. 3.1.2.3 Hardened Memory Cells. 3.2 EXAMPLES OF SEU MITIGATION TECHNIQUES IN ASICS. 3.3 EXAMPLES OF SEU MITIGATION TECHNIQUES IN FPGAS. 3.3.1 Antifuse based FPGAs. 3.3.2 SRAM-based FPGAs. 3.3.2.1 SEU Mitigation Solution in high-level description. 3.3.2.2 SEU Mitigation Solutions at the Architectural level. 3.3.2.3 Recovery technique. 4. ARCHITECTURAL SEU MITIGATION TECHNIQUES. 5. HIGH-LEVEL SEU MITIGATION TECHNIQUES. 5.1 TRIPLE MODULAR REDUNDANCY TECHNIQUE FOR FPGAS. 5.2 SCRUBBING. 6. TRIPLE MODULAR REDUNDANCY (TMR) ROBUSTNESS. 6.1 TEST DESIGN METHODOLOGY. 6.2 FAULT INJECTION IN THE FPGA BITSTREAM. 6.3 LOCATING THE UPSET IN THE DESIGN FLOORPLANNING. 6.3.1 Bit column location in the matrix. 6.3.2 Bit row location in the matrix. 6.3.3 Bit location in the CLB. 6.3.4 Bit Classification. 6.4 FAULT INJECTION RESULTS. 6.5 THE 'GOLDEN' CHIP APPROACH. 7. DESIGNING AND TESTING A TMR MICRO-CONTROLLER. 7.1 AREA AND PERFORMANCE RESULTS. 7.2 TMR 8051 MICRO-CONTROLLER RADIATION GROUND TEST RESULTS. 8. REDUCING TMR OVERHEADS: PART I. 8.1 DUPLICATION WITH COMPARISON COMBINED WITH TIME REDUNDANCY. 8.2 FAULT INJECTION IN THE VHDL DESCRIPTION. 8.3 AREA AND PERFORMANCE RESULTS. 9. REDUCING TMR OVERHEADS: PART II. 9.1 DWC-CED TECHNIQUE IN ARITHMETIC-BASED CIRCUITS. 9.1.1 Using CEDbased on hardware redundancy. 9.1.2 Using CED based on time redundancy. 9.1.3 Choosing the most appropriated CED block. 9.1.3.1 Multipliers. 9.1.3.2 Arithmetic and Logic Unit (ALU). 9.1.3.3 Digital FIR Filter. 9.1.4 Fault Coverage Results. 9.1.4 Area and Performance Results. 9.2 DESIGNING DWC-CED TECHNIQUE IN NON-ARITHMETIC-BASED CIRCUITS. 10. FINAL REMARKS. REFERENCES.

Additional information

Sku

NLS9781441940520

ISBN 13

9781441940520

ISBN 10

1441940529

Title

Fault-Tolerance Techniques for SRAM-Based FPGAs by Fernanda Lima Kastensmidt

Author

Fernanda Lima Kastensmidt

Series

Frontiers in Electronic Testing

Condition

New

Binding type

Paperback

Publisher

Springer-Verlag New York Inc.

Year published

2010-11-29

Number of pages

184

Prizes

N/A

Cover note

Book picture is for illustrative purposes only, actual binding, cover or edition may vary.

Note

This is a new book - be the first to read this copy. With untouched pages and a perfect binding, your brand new copy is ready to be opened for the first time

Fault-Tolerance Techniques for SRAM-Based FPGAs Fernanda Lima Kastensmidt

Fault-Tolerance Techniques for SRAM-Based FPGAs by Fernanda Lima Kastensmidt

Summary

Fault-Tolerance Techniques for SRAM-Based FPGAs Summary

Fault-Tolerance Techniques for SRAM-Based FPGAs by Fernanda Lima Kastensmidt

Table of Contents

Additional information

Customer Reviews - Fault-Tolerance Techniques for SRAM-Based FPGAs